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Abstract  
Comparative Benchmarking Analysis of Next-Generation Space Processors 
 
Evan William Gretok, M.S. 
 
University of Pittsburgh, 2019 
 
 
 
Researchers, corporations, and government entities are seeking to deploy increasingly 
compute-intensive workloads on space platforms. This need is driving the development of two 
new radiation-hardened, multi-core space processors, the BAE Systems RAD5545TM processor 
and the Boeing High-Performance Spaceflight Computing (HPSC) processor. As these systems 
are in the development phase as of this writing, the Freescale P5020DS and P5040DS systems, 
based on the same PowerPC e5500 architecture as the RAD5545 processor, and the Hardkernel 
ODROID-C2, sharing the same ARM Cortex-A53 core as the HPSC processor, were selected as 
facsimiles for evaluation. Several OpenMP-parallelized applications, including a color search, 
Sobel filter, Mandelbrot set generator, hyperspectral-imaging target classifier, and image 
thumbnailer, were benchmarked on these processing platforms. Performance and energy 
consumption results on these facsimiles were scaled to forecasted frequencies of the radiation-
hardened devices in development. In these studies, the RAD5545 achieved the highest and most 
consistent parallel efficiency, up to 99%. The HPSC processor achieved lower execution times, 
averaging about half that of the RAD5545 processor, with lower energy consumption. The 
evaluated applications achieved a speedup of 3.9 times across four cores. The frequency-scaling 
methods were validated by comparing the set of scaled measures with data points from an 
underclocked facsimile, which yielded an average accuracy of 97% between estimated and 
measured results. These performance outcomes help to quantify the capabilities of both the 
 v 
RAD5545 and HPSC processors for on-board parallel processing of computationally-demanding 
applications for future space missions. 
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1.0 Introduction 
Due to the harsh environment of space, the employment of radiation-hardened processors 
is essential to ensure success of many missions. Two of these processors currently in development, 
the BAE Systems RAD5545TM processor and the Boeing High Performance Spaceflight 
Computing (HPSC) processor, are the focus of this research. These new devices drastically 
improve performance compared to their predecessors and introduce multi-core processor 
architectures to space-computing platforms. This additional performance enables computational 
loads that were previously deemed infeasible on radiation-hardened space platforms, including 
advanced sensor-data analysis, computer-vision applications, and autonomous spacecraft 
operations. These capabilities will equip a new generation of space systems to perform complex 
analysis on-board, effectively communicate actionable data, and make autonomous decisions for 
navigation and critical operations. 
Many members of the scientific and aerospace research communities aim to employ 
sophisticated algorithms at larger scales for big-data processing in space. The increasing 
complexity and scope of systems and sensors push and often exceed the computational limits of 
current space-grade processors. The latest experiments often require larger datasets with long 
compute times and high resource requirements. If space is to continue to serve as a valuable 
domain for gathering scientific knowledge, the systems and tools employed must continue to 
evolve to allow for greater computational capability. 
With radiation-hardened space processors crossing the boundary into multi-core 
architectures, shared-memory multiprocessing becomes a source of parallelism to exploit. The 
distribution of compute-intensive workloads across multiple processing cores can significantly 
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reduce the impact of a lower clock frequency and achieve speedup over single-core execution. 
This approach enables the application of more advanced algorithms on larger data sets through on-
board processing performance. This research seeks to investigate and compare parallel 
performance of the RAD5545 and HPSC processors through application benchmarking. This 
exploration will provide insight into the advantages and disadvantages of each platform and 
elucidate the new capabilities emerging for on-board processing. 
This thesis is organized as follows. Section 2 provides background information on 
radiation-hardened processors, shared-memory parallelism, and the platforms and applications 
employed in this study. Section 3 outlines the methods and procedures that were conducted to 
realize a comparative analysis between the two competing platforms. Section 4 presents the results 
collected and incorporates observations and discussion. Section 5 presents conclusions and future 
work. 
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2.0 Background 
This section presents a cursory overview critical to the goals and motivations of this 
research. The fundamentals of radiation-hardened, space-grade processors are considered. 
Methods of enabling shared-memory parallelism through OpenMP are noted. Details on the 
platforms and applications investigated in this study are also shared in this section. 
2.1 Radiation-Hardened, Space-Grade Processors 
The latest space platforms for observation and science host a plethora of unique, 
sophisticated sensors. Some of these modern sensors can generate terabytes of raw data per day 
[1]. Transferring such large amounts of data would saturate even the highest bandwidth 
communication channels. This dilemma is compounded as the missions in need of the most 
radiation-hardened systems are typically probes or rovers with the farthest distance to travel and 
thus the lowest bandwidths over which to transmit. Previous research has considered the need for 
and benefit of on-board processing. Spaceborne high-performance computer systems facilitate 
applications of high computational complexity, such as sensor-data processing [2] or machine 
learning [3], which enable more innovative missions. For some distant missions, on-board 
processing and decision-making will become essential for even basic levels of operation [4]. 
Unfortunately, the harsh environment of space can be a difficult place for traditional 
computing devices to function. Impacts from particles like protons and heavy ions cause several 
types of single-event effects (SEEs). Temporary upsets or functional interrupts affect data or 
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system integrity. More destructive effects such as latch-ups, burnouts, and gate-ruptures can cause 
permanent damage to the device [5]. Additionally, for long-term missions, the functional 
degradation of devices due to total ionizing dose (TID) of radiation becomes a serious issue. 
Typical radiation doses vary from as little as 0.1 krad per year in some low-Earth orbits to as much 
as 100 Mrad per pass for some Jupiter transfer orbits [6]. 
Some of the only computing systems capable of withstanding such harsh conditions are 
radiation-hardened, space-grade processors. The RAD6000TM radiation-hardened space processor 
was designed to handle a TID of greater than 1.0 Mrad(Si) with fewer than 7.4×10-10 upsets per 
bit per day. Unfortunately, it was only capable of up to 35 DMIPS (million Dhrystone 2.1 
instructions per second) at 33 MHz [7], which is paltry compared to over 100,000 DMIPS for 
modern high-end processors [8]. Despite this lower performance, it achieved success in the Spirit 
and Opportunity Mars rovers as well as many other landers and probes [7]. The RAD750TM, a 
predecessor to the RAD5545, can withstand a TID of up to 1.0 Mrad(Si) while delivering 
consistent computation with fewer than 1.6×10-10 upsets per bit per day. However, it is limited to 
approximately 400 DMIPS at 200 MHz [9] [10]. This processor has been employed in the Lunar 
Reconnaissance Orbiter, the GPS III modernization effort, and the Curiosity Mars rover [11]. 
Some missions, though, require several of these processors to meet computational needs, adding 
to expense and complexity of the designed system [12]. The modern radiation-hardened processors 
explored in this study can withstand similar conditions while providing significantly higher 
computational capacity across multiple cores. 
Previous research has been conducted to evaluate the performance of radiation-hardened 
processors. The study in [13] investigated the capabilities of the RAD5545 and several other CPU- 
and FPGA-based computing systems via performance metrics analysis. These metrics provide 
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insight into performance characteristics such as computational density and memory bandwidth 
without requiring the device for analysis. That study is expanded in [14] to include kernel 
benchmarks on the same platforms. The research presented here focuses on application 
benchmarks to provide a more representative real-world assessment of the capability of these 
platforms. 
2.2 Shared-Memory Parallelism with OpenMP 
Parallel computing, once a niche discipline, is now ever expanding into a world of multi-
core processors, massively parallel graphics processing units, and a myriad of hardware 
accelerators. This parallelization has allowed engineers to overcome the barriers that slowed 
performance gains in the processors of the past. Some complex algorithms and applications are 
now only realizable in given time constraints with sufficient parallelization [15]. The next 
generation of space processors has been equipped with immense capacity for multi-core data 
processing. Due to communication overhead and architectural limitations, performance does not 
necessarily scale linearly with the number of cores. This variability in parallel performance 
presents the need for deeper study and analysis of different applications employed on these 
architectures, a need that this research is intended to help address. 
There are many practical methods for parallelizing software across multiple processing 
units. The most commonly applied are the message-passing and shared-memory models [16]. 
Shared-memory models are used when compute nodes possess a common memory space, allowing 
operations to be conducted without the need for data transmission to and from separate nodes. The 
most widely used variant of this model is Open Multi-Processing (OpenMP), which allows for 
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parallelism via compiler directives and multithreading using a fork-join model [17]. The 
techniques involved in this study’s approach will be based primarily in OpenMP due to the multi-
core, single-node architecture of the examined space processors. 
Scheduling is another factor in parallelization that affects how a problem is divided and 
how well a parallel program performs. OpenMP’s default scheduling methodology is the static 
division of computation evenly across all cores at compile time. Dynamic scheduling refers to the 
process of OpenMP assigning small segments of the job to each core during run-time as pieces are 
completed. The dynamic approach allows processing to be split more evenly across time at the 
cost of some run-time scheduling overhead. 
2.3 Platforms 
To assess performance of the BAE Systems RAD5545 and Boeing HPSC processors 
during their development phases, platforms of similar architecture were selected as facsimiles upon 
which to perform comparative application benchmarking. For the RAD5545 processor, the 
PowerPC e5500-based Freescale P5020DS and P5040DS systems were selected. For the HPSC 
processor, the ARM Cortex-A53-based Hardkernel ODROID-C2 was employed. Applications 
were also run on a standard x86-64-based Intel Core i7 desktop workstation for a baseline 
performance comparison. Specifications of these platforms can be referenced in Table 1. 
  
 7 
Table 1. Platform Specifications 
Platform PC P5020DS P5040DS ODROID-C2 
Processor 
Intel Core 
i7-6700 
QorIQ 
P5020 
QorIQ 
P5040 
Amlogic S905 
Architecture x86-64 
PowerPC 
e5500 
PowerPC 
e5500 
ARM Cortex-
A53 
Speed (MHz) 3408.00 2000.00 2266.67 1540.00 
Cores 4 2 4 4 
L1 Cache (KB) 
4x 
32(I)+32(D) 
2x 
32(I)+32(D) 
4x 
32(I)+32(D) 
4x 
32(I)+32(D) 
L2 Cache (KB) 4x 256 2x 512 4x 512 4x 512 
L3 Cache (MB) 8 2 2 None 
TDP (W) 65 28 49 1.8-4.4 
Memory (GB) 16 4 4 2 
Memory Type DDR4 DDR3 DDR3 DDR3 
Mem. Frequency (MHz) 1067 650 800 912 
Int. Mem. Bandwidth (GB/s) - 119.27 270.35 416 
Ext. Mem. Bandwidth (GB/s) 34.1 21.3 25.6 1.9 
 
 
The RAD5545 is a radiation-hardened-by-design, space-grade processor. The device is 
designed for extreme reliability, with fewer than 2×10-9 upsets per bit per day, a TID rating of 1 
Mrad(Si), and immunity to latch-up. This system is also specifically designed for on-board 
processing applications, equipped with four RAD5500TM Power Architecture processor cores to 
conduct computations in an efficiently parallel manner. This processor is capable of 5.6 GOPS 
(billions of operations per second), 3.7 GFLOPS (billions of floating-point operations per second), 
and up to 1398 DMIPS per core, for a total of 5592 DMIPS, at 466 MHz [13]. Its capability is 
aided by three levels of cache as well as the ability to interface with other devices via Serial 
RapidIO for high-speed communication [18]. As this device was not yet available at the time of 
this study, its performance was approximated using commercially available processors. 
The P5020 and P5040 systems served as useful facsimiles for the RAD5545 processor 
because, combined, they employ all the components of interest present in the RAD5545 processor. 
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Although nearly identical, the P5020 and P5040 systems differ in both the number of processing 
cores available and the nature of their interconnects. The P5020 system only has two e5500 
processor cores but possesses Serial RapidIO interconnects [19]. The P5040 system lacks Serial 
RapidIO but contains four e5500 processor cores [20].  
Boeing’s HPSC processor is a similar radiation-hardened-by-design, space-grade 
processor currently in development. The HPSC processor was originally conceived to meet the 
mutual needs of the National Aeronautics and Space Administration (NASA) and the United States 
Air Force Research Laboratory (AFRL) for next-generation space processing capabilities. The 
device’s requirements aim for eight cores per “chiplet.” Overall, the processor is capable of a 
performance of up to 15 GOPS and attaining 1840 DMIPS per core, 7360 DMIPS per ARM 
Cortex-A53 cluster, or 14,720 DMIPS per chiplet at 800 MHz. Use of ARM’s single-instruction, 
multiple-data (SIMD) NEON accelerators can yield up to 100 GOPS per device. The system is 
intended to perform with 1×10-10 upsets per bit per day or fewer, exhibit a TID of 1 Mrad(Si), and 
incorporate latch-up immunity. HPSC chiplets are designed to be scalable via interconnection 
through several high-speed interfaces, including Ethernet, PCIe, and Serial RapidIO [21]. 
Integrated fault-tolerance will enable error detection and correction, checkpoint and rollback 
functionality, and N-modular redundancy [22]. The HPSC processor’s performance must also be 
approximated by commercial devices, as it is in even earlier development phases than the 
RAD5545 processor. 
Many current devices employ a system-on-chip (SoC) containing the ARM Cortex-A53 
processor architecture upon which the HPSC processor is based. The most accessible Cortex-A53 
derivative to this research group is the Hardkernel ODROID-C2 platform, which features a quad-
core ARM Cortex-A53 processor equivalent to half of a chiplet in the HPSC processor. Space-
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processing solutions based on the HPSC processor are projected to scale to multiple chiplets, each 
including two ARM Cortex-A53 quad-core processor clusters coupled with an Advanced 
Microcontroller Bus Architecture (AMBA) interconnect for symmetric multi-processing 
operation. The ODROID-C2 only serves as a facsimile for a portion of a single chiplet. This 
approach is considered valid within the scope of this research due to the fair comparison it permits 
with the quad-core RAD5545 processor. Further, existing studies, such as [23], note that 
substantial overhead is incurred by parallelization over the AMBA interconnect. Simple 
applications parallelized across the HPSC processor’s two Cortex-A53 clusters can experience 
significant reductions in speedup. It may be more effective to confine some applications to a single 
quad-core region to maximize parallel efficiency. For example, attaining speedups of up to 3.9 for 
two applications, one per quad-core processor, simultaneously may be a significantly more 
efficient use of resources than speedups that remain in the range of four to five across all eight 
cores. 
Notable differences to highlight between the P5020 and P5040 systems and ODROID-C2 
include the employment of an L3 cache in the P5020 and P5040 systems and differences in external 
and internal memory bandwidth. The ODROID-C2 excels with respect to internal memory 
bandwidth, with 416 GB/s compared to 119 and 270 GB/s for the P5020 and P5040 systems, 
respectively. The P5020 and P5040 systems are superior in external memory bandwidth, with 21.3 
and 25.6 GB/s, respectively, compared to 1.5 GB/s for the ODROID-C2. The significant difference 
in thermal design power (TDP) between the P5020 and P5040 systems in comparison to the 
ODROID-C2 should also be noted, with the latter consuming significantly less than the P5040 
system’s energy needs. 
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Effectively comparing commercial-off-the-shelf (COTS) platforms and radiation-hardened 
derivatives is nontrivial. Despite the common architectures shared by the P5020, P5040, and 
RAD5545 processors or the ODROID-C2 and HPSC processors, the process of radiation 
hardening yields a device with substantial differences in performance and power characteristics. 
These discrepancies make final performance of the device difficult to predict. Due to architectural 
similarities, the performance data garnered from the facsimiles in this study is considered the best 
available basis for forecasting the performance of these radiation-hardened devices. 
2.4 Applications 
This research evaluated five applications in comparative benchmarking, including color 
search, hyperspectral imaging (HSI) linearly-constrained minimum variance (LCMV) 
beamforming, Mandelbrot set generation, Sobel filter, and image thumbnailer applications. Many 
of these applications were selected due to their relevance for numerous space mission scenarios. 
The test image used for most applications as well as output images from each of the applications 
are visible in Figure 1. 
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a) Input Image 
 
 
b) Thumbnailer 
 
c) Color Search 
 
d) Sobel Filter 
 
 
e) HSI LCMV 
 
f) Mandelbrot Set 
Figure 1.  Application Output Measures 
 
 
The image thumbnailer application performs bilinear interpolation to resample an input 
image to an output of lower resolution, creating a thumbnail. These thumbnails are useful in space 
use cases for creating low-resolution versions of images for verification before downloading the 
full-resolution version, which takes much longer. A demonstration thumbnail for the previously 
presented input image can be referenced in Figure 1(b). The task of image thumbnailing could be 
parallelized simply by the horizontal lines of the image. While load balancing for the image 
thumbnailer was even, greater performance was observed with the use of dynamic scheduling, and 
thus this modification was included in the employed thumbnailer application. 
The color search application employed is a simple image processing program that performs 
an exhaustive search of an image for a specified color value. The Euclidean distance between the 
 12 
color of each pixel in the image and a desired search pixel is calculated by the method described 
in [24]. If any pixel’s distance is within a preset threshold, that pixel is highlighted in the output 
image to indicate a match. An example of the color search, a search for clouds in Earth-observing 
imagery, is depicted in Figure 1(c). It should be noted that five, ten, and fifteen percent thresholds 
are denoted in this test as red, yellow, and green highlighting, respectively. The color search was 
parallelized via OpenMP with the image being evenly and statically divided across the cores by 
horizontal lines. 
The Sobel filter application performs edge detection on an image, which is computed in 
this case by performing a pair of two-dimensional convolutions with a window size of 3×3. 
Calculations are performed on the intensity of each of the pixels within the window to determine 
a gradient for change in intensity in the horizontal and vertical directions for each channel. The 
magnitude of these gradients highlights areas corresponding to edges, as observed in Figure 1(d). 
Parallelization of the Sobel filter also divides processing statically by horizontal lines in the image. 
Hyperspectral imaging is the process of capturing images concurrently from many different 
spectral bands. The spectral profiles of the image are then used to identify objects and/or classify 
which materials are present at certain locations. This process can be used to build terrain maps or 
measure the advance of urbanization, deforestation, or glacial melt, among other object-sensing 
applications. The LCMV beamforming algorithm is a supervised-classification method that only 
requires spectral information for the targets to be detected. This application was developed as a 
benchmark in [25] and later parallelized. Most of the execution time consists of matrix 
multiplications, which are easily parallelized to provide a significant performance increase. A 
processed output image from the data set used in this study, colorized via the MATLAB imagesc 
function, is pictured in Figure 1(e). 
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The Mandelbrot set fractal generator application was included in this study due to its 
embarrassingly parallel nature and its use of intensive double-precision floating-point 
computations. Construction of a Mandelbrot set consists of checking points in a complex plane 
under the condition zn+1 = zn
2 + c. If a point c yields a bounded sequence, then that point is a part 
of the set. As the inclusion of one point is separate and does not depend on the inclusion of others, 
the problem can be easily parallelized and is considered embarrassingly parallel [26]. A fractal 
generated by this software can be referenced in Figure 1(f). The Mandelbrot set application was 
developed from examples accessible at [27] with the OpenMP parallelization verified by [26]. 
With its processing also divided by horizontal lines of the image, the Mandelbrot set demonstrated 
uneven load distribution. Greater computational density near the center “bulb” of the fractal was 
accounted for using dynamic scheduling. 
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3.0 Methodology 
This methodology section conveys the steps performed in the realization of the goals of 
this research. The preparation of platforms, the methods of measurement and calculation, and the 
approach to transforming these results into an accurate prediction of performance for the RAD5545 
and HPSC processors are conveyed. 
3.1 Platform Preparations 
Each of the platforms employed was prepared for application benchmarking by installing 
a lightweight operating system (OS) and the relevant libraries for program execution. Desktop 
workstation benchmarks were conducted on an Ubuntu 16.04.4 LTS desktop installation. 
ODROID-C2 benchmarks were conducted within an Ubuntu MATE 16.04.4 installation. The 
P5020 and P5040 systems were both equipped with custom, lightweight Linux images prepared 
via the Linux SDK for QorIQ processors. The GNU Scientific Library (GSL) packages required 
for execution of the hyperspectral imaging application were installed on each of these platforms. 
3.2 Application Preparation and Input 
Applications were garnered from their respective sources and parallelized for shared-
memory multiprocessing using OpenMP. A goal of this study was to ensure optimal performance 
with consistent program code across platforms. Both the serial baseline and parallel variants of 
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each application were optimized with “-O2” during compilation. Program optimizations for the 
NEON SIMD accelerators of the ARM Cortex-A53 architecture are not used in this research. 
For input to the color search and Sobel filter applications, a terrestrial image thumbnail 
acquired from the NSF SHREC Center Space Test Program – Houston 5 – CHREC Space 
Processor (STP-H5-CSP) experiment aboard the International Space Station (ISS) was scaled up 
to the standard pixel dimensions of a full-size image, 2448×2050 pixels [28]. For input to the 
thumbnailer, an ultra-high resolution (4256×2832) image of the Earth taken by an astronaut aboard 
the ISS was scaled down to typical “full high definition” resolution (1920×1080). A different, 
larger thumbnail was created to ensure execution times of the thumbnailer reached within the same 
order of magnitude as most other applications. Finally, for the HSI LCMV beamforming 
application, the URBAN data set of HYDICE sensor imagery provided by the United States Army 
Corps of Engineering Geospatial Research Laboratory served as input [29]. 
3.3 Performance Measures 
All applications recorded and output OpenMP wall-clock timing for the execution of the 
primary operation of the program, such as the convolutions of the Sobel filter or the fractal 
generation of the Mandelbrot set. Execution times for serial baseline and parallel variants of most 
applications were averaged over 1000 runs. The HSI LCMV beamforming application was run for 
only 100 runs due to its roughly two orders-of-magnitude longer execution time. Each parallel run 
collected execution times for one, two, three, and four cores for every platform except the P5020 
system, which was limited to two cores. 
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3.4 Energy Consumption Measures 
System power measurements were collected for each application and platform combination 
using a power meter. Measurements were taken at idle, serial load, and parallel load for one 
through four cores. Idle was defined as the platform being fully booted and ready for application 
execution but with no foreground applications running. Serial load was determined as the peak 
power consumption while running the serial-baseline scripts. Parallel load was considered the peak 
power consumption for a certain number of cores while running the parallel energy-evaluation 
scripts. Calculations were performed for energy consumption of each combination of application, 
platform, and number of cores by multiplying the power consumption by the execution time. 
3.5 Underclocking and Frequency Scaling 
The RAD5545 and HPSC processors, being radiation-hardened, have a significantly lower 
clock frequency than the facsimile platforms assessed. Previous performance studies for radiation-
hardened processors have employed frequency scaling as in [13]. This research proposes a hybrid 
approach to isolate and minimize scaling error by unifying two methods: underclocking and 
frequency scaling. Underclocking implies collecting actual results at a reduced device clock 
frequency. Frequency scaling implies projecting acquired results to a lower device frequency. 
Applying underclocking where feasible and frequency scaling where necessary generates an 
effective representation of the performance of these radiation-hardened space processors. 
The P5020 and P5040 RAD5545 facsimiles employed could not be effectively 
underclocked without hardware reconfiguration and the generation of new boot images. It was 
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therefore decided that frequency-scaling methods to the RAD5545 projected frequency of 466 
MHz consistent with [13] would be applied. The ODROID-C2 HPSC facsimile was much more 
straightforward to underclock via a software frequency governor integrated as a component of the 
processor driver. For thorough HPSC processor analysis, two frequency values were targeted: 466 
MHz and 800 MHz. The 800 MHz target is noted in [21] as the planned maximum frequency for 
the HPSC processor. The 466 MHz target is meant to equate to the RAD5545 processor frequency 
and allow more direct architecture comparison without variance in clock speed. Minimum and 
maximum frequencies were desired for the HPSC processor as further design and fabrication may 
reduce the target frequency. However, the ODROID-C2 was bound by hardware limitations to 500 
MHz and 1000 MHz. In order to remedy this discrepancy from the target frequencies, a hybrid-
scaling approach was adopted. The ODROID-C2 was underclocked to 500 MHz and 1000 MHz 
and results were gathered. These results were then scaled to the target frequencies of 466 MHz and 
800 MHz, respectively using Equation 1. 
 
 
𝑡𝑠𝑐𝑎𝑙𝑒𝑑 = 𝑡𝑒𝑥𝑒𝑐 ×
𝑓𝑡𝑎𝑟𝑔𝑒𝑡
𝑓𝑒𝑣𝑎𝑙𝑢𝑎𝑡𝑒𝑑
 3-1 
 
 
While frequency scaling is a common and accepted practice for benchmarking predicted 
performance, parallel performance measures vary between frequencies, especially when non-static 
scheduling methods are employed, in manners not precisely predictable with scaling alone. The 
hybrid approach employed in this study allows an improved representation of parallel performance 
and scaling behavior by relying less on the frequency-scaling model and more on real data. In 
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order to ensure that scaling was accurate in the cases where it was necessary, results acquired at 
500 MHz and 1000 MHz frequencies were compared with the full-speed results scaled to those 
frequencies, directly comparing real and scaled versions of results. 
 19 
4.0 Results 
This section displays all performance and energy consumption results and offers some 
discussion on the trends these results represent. The results include the execution times, speedups, 
parallel efficiencies, and energy consumptions for each combination of application, platform, and 
number of cores. A comparison of the validity of scaled versus underclocked benchmark results 
cements the legitimacy of the usage of frequency scaling where necessary. 
4.1 Execution Time Results 
The charts in Figure 2 and segments of discussion that follow reflect the execution time of 
each application on each platform. For the RAD5545 and HPSC processors, projected minimum 
and maximum execution times are shown. The front bars of typical coloration denote predicted 
minimum execution time while the back, darker bars denote predicted maximum execution time. 
For the RAD5545 processor, these were determined by taking the minimum and maximum-scaled 
values from the P5020 and P5040 results. For the HPSC processor, these denote results at 800 
MHz as the fastest and 466 MHz as the slowest. The color search in Figure 2(a) and the Sobel 
filter in Figure 2(d) are the quickest of the five applications, an important consideration for later 
inspections of speedup and efficiency. The HSI LCMV beamforming application in Figure 2(b) is 
the slowest. Tabulated execution times for each application and platform averaged across runs can 
be referenced in Table 3 in Appendix A. 
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Figure 2. Parallel Application Execution Times 
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The P5040 system depicts execution times that are, on average, 10% faster than the P5020 
system across all applications. This improvement is primarily due to its faster clock speed, 2266 
MHz for the P5040 system compared to 2000 MHz for the P5020 system, a 13% increase. The 
P5020 system may reconcile some of this difference through more advanced scheduling and 
memory management schemes, as noted in [19]. These same advanced features are likely to be 
employed in the RAD5545 processor, improving its overall performance. Tabulated results 
comparing the P5020 and P5040 can be reviewed in Table 7 of Appendix E. 
The ODROID-C2 depicts significantly faster execution times than the P5020 and P5040 
systems. On average, it performs roughly 37% faster than the P5040 system. In some isolated 
cases, particularly involving memory-bound applications like the thumbnailer in Figure 2(e), the 
ODROID-C2 executed more than twice as fast. These faster times are notable considering its 1540 
MHz clock speed compared to the P5040 system’s 2266 MHz, 47% faster. This difference in 
performance is attributed to architectural advantages as well as a higher internal memory 
bandwidth: 416 GB/s on the ODROID-C2 compared to 119 and 270 GB/s on the P5020 and P5040 
systems, respectively. For the Mandelbrot set in Figure 2(c), a compute-bound application, the 
P5040 system outpaces the ODROID-C2 by up to 15%. Detailed results comparing the ODROID-
C2 and P5040 is visible in Table 8 of Appendix F. 
The RAD5545 and HPSC processors are projected to be capable of performance within the 
same order of magnitude for most applications. While the HPSC processor is consistently faster, 
much of this speed relies on the attainment of 800 MHz performance in a radiation-hardened 
package. The lower 466 MHz assessment, as visualized by the darker back bars, is still faster but 
less competitive for a few applications tested. Even so, the observed advantages of the ARM 
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Cortex-A53 architecture will apply regardless of frequency.  Tabulated projection data directly 
comparing the RAD5545 and  HPSC may be referenced in Table 9 of Appendix G. 
4.2 Speedup and Parallel Efficiency Results 
The charts in Figure 3 and segments of discussion that follow reflect the speedups and 
parallel efficiencies of each application on each platform. For the RAD5545 and HPSC processors, 
projected minimum and maximum speedups and parallel efficiencies are shown. A common 
legend for these speedup and parallel efficiency charts is included as Table 2. The circle and square 
markers denote the maximum speedups and parallel efficiencies, respectively. The triangle and 
diamond markers denote the minimum speedups and parallel efficiencies, respectively. 
 
 
Table 2. Legend for Speedup and Parallel Efficiency 
 Maximum Speedup 
 Minimum Speedup 
 Maximum Efficiency 
 Minimum Efficiency 
 
 
 
For the RAD5545 processor, minima and maxima were determined by taking the 
minimum- and maximum-scaled values from the P5020 and P5040 results. For the HPSC 
processor, minima and maxima denote the minimum and maximum speedups and parallel 
efficiencies from results at 800 MHz and 466 MHz for each application. Tabulated speedups and 
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parallel efficiencies for each application and platform averaged across runs can be referenced in 
Table 4 in Appendix B and Table 5 in Appendix C. 
For applications that execute more quickly, the color search in Figure 3(a) and Sobel filter 
in Figure 3(d), a higher overhead is experienced. Preparing shared and private data for 
parallelization and forking or joining threads takes a larger portion of the overall execution-time 
of the program. This overhead results in lower speedups and parallel efficiencies for those 
applications. The Mandelbrot set in Figure 3(c) presents some of the most ideal trends, reaching 
speedups of up to 3.9 and an average efficiency of 98% across all platforms. To improve the 
performance of the Mandelbrot set and thumbnailer in Figure 3(e), dynamic scheduling is 
employed. These are two visible cases of trends where dynamic scheduling is more effective than 
statically dividing the workload at compile time. 
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Figure 3. Parallel Application Speedups and Efficiencies 
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Regardless of the scheduling methodology, the trends indicate significantly higher 
speedups and parallel efficiencies from the P5020 and P5040 systems. These platforms average 
5% improvement in speedup and parallel efficiency compared to the ODROID-C2. This average 
is misleading, however, since consistency for larger numbers of cores is most critical. In some 
cases, such as the quad-core Sobel filter in Figure 3(d), the P5020 and P5040 systems achieves 
greater than 50% higher speedup and parallel efficiency than the ODROID-C2. Despite falloff in 
efficiencies for the HSI application visible in Figure 3(b), likely due to the overhead of preparing 
large data structures for parallelism, efficiencies remain consistently high thereafter. This outcome 
may be due to the Data Path Acceleration Architecture (DPAA) and associated hardware 
accelerators present in the P5020 and P5040 systems for buffer, queue, and frame management 
allow significantly greater performance in these cases. 
In comparison, the ODROID-C2 exhibits large drops in speedup and parallel efficiency, 
occasionally even before using all four cores. Particularly large falloffs are experienced for four-
core parallelization. However, OS overhead likely contributes to this lackluster quad-core 
performance, as one or more cores running the application must bear the overhead of running OS 
tasks. The P5020 and P5040 systems run much lighter operating systems by comparison. 
Effectively parallelized applications, such as the HSI or Mandelbrot set, demonstrate a higher 
parallel efficiency on the ODROID-C2 and thus show more promise for further scaling across 
devices. 
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4.3 Energy Consumption Results 
The charts in Figure 4 and segments of discussion that follow reflect the energy 
consumption of each application on each platform. While platform hardware contributes more to 
the energy consumption than the application, patterns of energy consumption relate highly to the 
patterns observed previously in execution time. The applications with the shortest execution times, 
the color search in Figure 4(a) and Sobel filter in Figure 4(d), consumed less energy on all 
platforms. Due primarily to its significantly longer execution time, the HSI application in Figure 
4(b) consumes the most energy, measured in kilojoules. Tabulated energy consumptions for each 
application and platform averaged across runs can be referenced in Table 6 in Appendix D. 
The ODROID-C2, as a single-board computer, significantly bests the other platforms in 
energy consumption. In most tests, the P5020 and P5040 systems consumed more energy than the 
desktop workstation. System energy comparison with the ODROID-C2 is biased as the P5020 and 
P5040 systems include additional interfaces and peripherals, such as optical and hard disk drives 
as well as higher-rated power supplies, that are not present on the ODROID-C2 and will not be 
present on the RAD5545 or HPSC processors. It should be noted that the 17.7-Watt power 
consumption documented for the RAD5545 processor in [18] would significantly reduce its energy 
consumption in comparison to the P5020 and P5040 systems. However, the HPSC processor aims 
for significantly lower power consumption, below seven Watts per chiplet [21], which makes it 
favorable for many low-energy applications. In applications with larger energy budgets, room 
remains for additional devices, increasing the potential for scalability to higher computational 
capabilities. Due to the early development stages of the HPSC processor, no direct system energy 
prediction or comparison between the RAD5545 and HPSC processors was conducted in this 
study. 
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Figure 4. Parallel Application Energy Consumption 
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Another key insight is the effect of parallelization on energy consumption. For applications 
that parallelize poorly, such as the color search and the Sobel filter due to their speed, the increased 
dynamic power of another core partaking in the workload results in higher energy consumption. 
For applications that parallelize well, especially visible in HSI, the reduction in processing time 
negates the additional dynamic-power overhead of another core, and energy consumption is 
significantly reduced. Although HSI biases this assessment due to its long execution-time, the 
Mandelbrot set in Figure 4(c) and thumbnailer in Figure 4(e) also produce consistently reduced 
energy consumption. This energy consumption trend is especially revealing considering many of 
the most critical applications for space-grade processors involve complex calculations and long 
execution-times. The knowledge that effective parallelization can further reduce energy 
consumption is significant motivation for the adoption of these multi-core platforms. 
4.4 Frequency Scaling Versus Underclocking 
To ensure that frequency scaling applied for these application and platform combinations 
with limited error, a validation method was devised. Full-speed results on the ODROID-C2 were 
scaled to 500 MHz and 1000 MHz, and then compared to results collected at those frequencies. 
Ratios were derived between the scaled and actual results and then averaged. This average was 
compared with the expected ratio of the device frequency to the target frequency, allowing a 
determination of the average scaling error for this set of applications on the ODROID-C2. 
As expected, scaling error was minimal, averaging less than 2.70%. However, this scaling 
error does not merely result from subtle variations in underclocking the device. Much more impact 
is derived from how efficiently the considered applications scale and what scheduling 
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methodologies are used. This conclusion is supported by the tendency of faster applications, such 
as the color search and Sobel filter, to stray from the expected ratio due to relatively high parallel 
overhead relative to their total execution time. Again, this validation of scaling accuracy is also 
limited to one platform, the ODROID-C2, as underclocking the P5020 and P5040 systems would 
have required modifications to their underlying operating system images that were infeasible in 
the scope of this study. Thus, the full 2.70% scaling error applies to the projected RAD5545 
processor measures. However, scaling was only applied to the HPSC processor measures for the 
transitions from 500 MHz to 466 MHz, a 6.8% change, and 1000 MHz to 800 MHz, a 20% change. 
Scaling error applied in this manner results in 0.18% and 0.54% scaling errors for 466 MHz and 
800 MHz measures, respectively, averaging a 0.36% scaling error for predicted HPSC processor 
times. 
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5.0 Conclusions 
The primary focus of this study was the assessment of parallel application performance to 
predict and compare the capabilities of two next-generation space processors, BAE’s RAD5545 
processor and Boeing’s HPSC processor. The primary platforms of consideration were the 
Freescale QorIQ P5020DS and P5040DS systems, which feature PowerPC e5500 architecture 
dual- and quad-core processors, respectively, and the Hardkernel ODROID-C2, which features a 
quad-core ARM Cortex-A53 processor. These platforms serve as COTS facsimiles for the space-
grade RAD5545 and HPSC processors, respectively, currently in development. Several 
applications of relevance to space missions were benchmarked on these platforms to determine the 
expected performance as well as strengths and weaknesses of the facsimiles’ space-grade 
counterparts. Facsimile power measures allowed comparison on the dimensions of system energy 
consumption. 
5.1 Summary of Results 
The high parallel efficiencies boasted by the PowerPC-e5500-based facsimiles indicate 
substantial scalability for parallel applications. Considering the RAD5545 processor’s capacity for 
high-speed interconnect via Serial RapidIO, this high efficiency maximizes the effectiveness of 
parallelization over a network of interconnected processors. By comparison, the HPSC facsimile 
achieves significantly greater performance at lower clock speeds and much lower energy 
consumption. This level of performance aids in ensuring the HPSC processor will remain 
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competitive even after the decrease in clock speed and increase in power consumption inherent 
from the radiation hardening process. Despite the HPSC processor’s performance, efficiencies are 
projected to diminish for some applications even before parallelizing over all four cores. 
Performance may decrease further for parallelization over the AMBA interconnect for all eight 
cores of the chiplet as well as over multiple chiplets [23], despite the high-speed interfaces 
employed. 
These results depict an effective forecast for the performance of the BAE Systems 
RAD5545 and Boeing HPSC next-generation space processors. Comparison of scaled versus 
underclocked performance results for the applications tested indicate validity of frequency scaling 
within 2.70% error. This scaling error applied in full to the expected RAD5545 results as frequency 
scaling alone was used for the P5020 and P5040 results. The error is further minimized to 0.36% 
error for the HPSC results by using a hybrid approach, underclocking the ODROID-C2 to the 
nearest supported frequency and scaling the rest of the way to the target frequency of the final 
device. 
5.2 Future Work 
This research is easily extended to many additional applications and platforms for further 
analyses. With regard to the HPSC processor, the tests in this study only relate to the performance 
of one quad-core cluster of a single chiplet. Further exploration may investigate the performance 
of these applications extended with parallelism across both quad-core clusters of a chiplet or with 
support of the SIMD NEON accelerators. For both the RAD5545 and HPSC processors, studies in 
scaling these applications across interconnects, such as Serial RapidIO, between chiplets or 
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processors will yield intriguing results with respect to their large-scale employment on future 
space-computing platforms. 
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Appendix A Execution Times 
Table 3. Execution Time for All Applications on All Platforms 
Execution Time 
Application Platform Serial 
Number of Cores 
1 2 3 4 
Color Search 
(ms) 
PC 27.86 29.22 15.54 10.91 8.61 
5020 214.31 231.70 118.67     
5040 191.34 205.23 105.82 71.93 54.90 
5545 Min 919.78 994.42 509.31 349.89 267.06 
5545 Max 930.71 998.27 514.71     
O-C2 138.37 150.24 78.22 55.12 52.99 
HPSC Min 266.77 286.27 150.68 103.67 83.80 
HPSC Max 463.27 496.72 263.01 182.86 148.14 
HSI (s) 
PC 19.81 20.04 10.19 8.37 7.54 
5020 90.67 90.70 52.78     
5040 79.25 80.06 48.35 32.54 24.32 
5545 Min 385.47 389.28 226.52 158.26 118.28 
5545 Max 389.16 389.42 235.19     
O-C2 59.58 60.59 30.34 20.25 15.52 
HPSC Min 114.76 115.65 58.01 38.75 30.35 
HPSC Max 196.52 196.61 98.86 68.35 60.73 
Mandelbrot Set 
(ms) 
PC 82.84 83.13 41.69 27.99 21.34 
5020 289.85 292.52 146.38     
5040 255.54 257.74 128.98 86.04 64.62 
5545 Min 1242.96 1253.67 627.36 418.52 314.31 
5545 Max 1244.01 1255.43 628.24     
O-C2 269.43 272.61 137.31 92.43 75.86 
HPSC Min 518.49 527.07 263.83 176.51 134.65 
HPSC Max 899.01 916.24 456.82 307.71 238.43 
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Table 3 (continued) 
 
Execution Time 
Application Platform Serial 
Number of Cores 
1 2 3 4 
Sobel Filter (ms) 
PC 45.35 45.79 23.59 15.82 11.98 
5020 571.12 578.69 291.99     
5040 519.70 528.88 266.99 179.55 135.72 
5545 Min 2451.17 2483.64 1253.17 873.36 660.17 
5545 Max 2527.87 2572.53 1298.64     
O-C2 296.97 307.33 164.16 119.90 122.24 
HPSC Min 560.75 581.87 307.98 221.50 185.50 
HPSC Max 915.97 954.99 513.06 364.21 301.50 
Thumbnailer 
(ms) 
PC 58.89 59.06 29.69 19.93 15.16 
5020 488.36 491.05 245.67     
5040 437.54 441.06 220.54 147.13 110.48 
5545 Min 2095.96 2107.53 1054.37 715.63 537.39 
5545 Max 2128.22 2145.37 1072.75     
O-C2 210.48 216.76 109.41 74.19 59.78 
HPSC Min 397.04 408.63 206.42 140.32 118.83 
HPSC Max 663.18 684.52 346.61 238.53 217.68 
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Appendix B Speedup 
Table 4. Speedup for All Applications on All Platforms 
Speedup 
Application Platform 
Number of Cores 
1 2 3 4 
Color Search 
PC 0.95 1.79 2.56 3.24 
5020 0.92 1.81   
5040 0.93 1.81 2.66 3.49 
5545 Min 0.92 1.81 2.63 3.44 
5545 Max 0.93 1.81   
O-C2 0.92 1.77 2.51 2.61 
HPSC Min 0.93 1.76 2.53 3.13 
HPSC Max 0.93 1.77 2.57 3.18 
HSI 
PC 0.99 1.94 2.37 2.63 
5020 1.00 1.72   
5040 0.99 1.64 2.44 3.26 
5545 Min 0.99 1.65 2.44 3.26 
5545 Max 1.00 1.70   
O-C2 0.98 1.96 2.94 3.84 
HPSC Min 0.99 1.98 2.88 3.24 
HPSC Max 1.00 1.99 2.96 3.78 
Mandelbrot Set 
PC 1.00 1.99 2.96 3.88 
5020 0.99 1.98   
5040 0.99 1.98 2.97 3.95 
5545 Min 0.99 1.98   
5545 Max 0.99 1.98 2.97 3.95 
O-C2 0.99 1.96 2.92 3.55 
HPSC Min 0.98 1.97 2.92 3.77 
HPSC Max 0.98 1.97 2.94 3.85 
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Table 4 (continued) 
 
Speedup 
Application Platform 
Number of Cores 
1 2 3 4 
Sobel Filter 
PC 0.99 1.92 2.87 3.79 
5020 0.99 1.96   
5040 0.98 1.95 2.89 3.83 
5545 Min 0.98 1.95   
5545 Max 0.99 1.96 2.81 3.71 
O-C2 0.97 1.81 2.48 2.43 
HPSC Min 0.96 1.79 2.51 3.02 
HPSC Max 0.96 1.82 2.53 3.04 
Thumbnailer 
PC 1.00 1.98 2.95 3.88 
5020 0.99 1.99   
5040 0.99 1.98 2.97 3.96 
5545 Min 0.99 1.98   
5545 Max 0.99 1.99 2.93 3.90 
O-C2 0.97 1.92 2.84 3.52 
HPSC Min 0.97 1.91 2.78 3.05 
HPSC Max 0.97 1.92 2.83 3.34 
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Appendix C Parallel Efficiency 
Table 5. Parallel Efficiency for All Applications on All Platforms 
Parallel Efficiency 
Application Platform 
Number of Cores 
1 2 3 4 
Color Search (%) 
PC 95.37% 89.67% 85.17% 80.89% 
5020 92.49% 90.30%   
5040 93.23% 90.41% 88.67% 87.13% 
5545 Min 92.49% 90.30% 87.63% 86.10% 
5545 Max 93.23% 90.41%   
O-C2 92.10% 88.46% 83.68% 65.28% 
HPSC Min 93.19% 88.07% 84.45% 78.18% 
HPSC Max 93.27% 88.52% 85.78% 79.58% 
HSI (%) 
PC 98.84% 97.24% 78.89% 65.70% 
5020 99.97% 85.90%   
5040 98.99% 81.95% 81.19% 81.47% 
5545 Min 99.02% 82.73% 81.19% 81.47% 
5545 Max 99.93% 85.08%   
O-C2 98.34% 98.18% 98.08% 95.98% 
HPSC Min 99.23% 98.91% 95.84% 80.89% 
HPSC Max 99.95% 99.39% 98.73% 94.54% 
Mandelbrot Set (%) 
PC 99.65% 99.37% 98.66% 97.03% 
5020 99.09% 99.01%   
5040 99.15% 99.06% 99.00% 98.87% 
5545 Min 99.09% 99.01%   
5545 Max 99.15% 99.06% 99.00% 98.87% 
O-C2 98.84% 98.11% 97.17% 88.79% 
HPSC Min 98.12% 98.26% 97.39% 94.27% 
HPSC Max 98.37% 98.40% 97.91% 96.26% 
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Table 5 (continued) 
 
Parallel Efficiency 
Application Platform 
Number of Cores 
1 2 3 4 
Sobel Filter (%) 
PC 99.04% 96.12% 95.54% 94.65% 
5020 98.69% 97.80%   
5040 98.26% 97.33% 96.48% 95.73% 
5545 Min 98.26% 97.33% 93.55% 92.82% 
5545 Max 98.69% 97.80%   
O-C2 96.63% 90.45% 82.56% 60.73% 
HPSC Min 95.91% 89.27% 83.83% 75.57% 
HPSC Max 96.37% 91.04% 84.39% 75.95% 
Thumbnailer (%) 
PC 99.71% 99.18% 98.50% 97.09% 
5020 99.45% 99.39%   
5040 99.20% 99.19% 99.13% 99.01% 
5545 Min 99.20% 99.19%   
5545 Max 99.45% 99.39% 97.63% 97.51% 
O-C2 97.10% 96.19% 94.57% 88.03% 
HPSC Min 96.88% 95.67% 92.68% 76.16% 
HPSC Max 97.17% 96.17% 94.32% 83.53% 
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Appendix D Energy Consumption 
Table 6. Energy Consumption for All Applications on All Platforms 
Energy Consumption 
Application Platform Serial 
Number of Cores 
1 2 3 4 
Color Search (J) 
PC 1.17 1.23 0.82 0.65 0.56 
5020 11.70 12.65 6.56 0.00 11.50 
5040 11.50 12.38 6.45 4.43 3.43 
O-C2 0.94 1.02 0.56 0.41 0.40 
HSI (kJ) 
PC 0.83 0.85 0.54 0.50 0.49 
5020 4.95 4.95 2.92 0.00 4.76 
5040 4.76 4.83 2.95 2.00 1.52 
O-C2 0.41 0.41 0.22 0.15 0.12 
Mandelbrot Set (J) 
PC 3.47 3.51 2.21 1.67 1.40 
5020 15.83 15.97 8.09 0.00 15.36 
5040 15.36 15.54 7.87 5.30 4.03 
O-C2 1.83 1.85 0.97 0.68 0.57 
Sobel Filter (J) 
PC 1.90 1.93 1.25 0.94 0.79 
5020 31.18 31.60 16.15 0.00 31.23 
5040 31.23 31.89 16.29 11.06 8.47 
O-C2 2.02 2.09 1.17 0.89 0.92 
Thumbnailer (J) 
PC 2.54 2.59 1.54 1.14 0.94 
5020 26.71 26.91 13.61 0.00 26.43 
5040 26.43 26.64 13.54 9.14 6.91 
O-C2 1.49 1.58 0.82 0.58 0.47 
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Appendix E P5020 to P5040 Comparison 
Table 7. Comparison of P5020 and P5040 Facsimiles 
Application Cores 
Execution Time Speedup Parallel Efficiency 
P5020 P5040 Ratio P5020 P5040 Ratio P5020 P5040 Ratio 
Color Search 
S 214.31 191.34 0.89       
1 231.70 205.23 0.89 0.92 0.93 1.01 0.92 0.93 1.01 
2 118.67 105.82 0.89 1.81 1.81 1.00 0.90 0.90 1.00 
HSI 
S 90.67 79.25 0.87       
1 90.70 80.06 0.88 1.00 0.99 0.99 1.00 0.99 0.99 
2 52.78 48.35 0.92 1.72 1.64 0.95 0.86 0.82 0.95 
Mandelbrot 
Set 
S 289.85 255.54 0.88       
1 292.52 257.74 0.88 0.99 0.99 1.00 0.99 0.99 1.00 
2 146.38 128.98 0.88 1.98 1.98 1.00 0.99 0.99 1.00 
Sobel Filter 
S 571.12 519.70 0.91       
1 578.69 528.88 0.91 0.99 0.98 1.00 0.99 0.98 1.00 
2 291.99 266.99 0.91 1.96 1.95 1.00 0.98 0.97 1.00 
Thumbnailer 
S 488.36 437.54 0.90       
1 491.05 441.06 0.90 0.99 0.99 1.00 0.99 0.99 1.00 
2 245.67 220.54 0.90 1.99 1.98 1.00 0.99 0.99 1.00 
Average 
Ratios 
P5040 to P5020  0.89   0.99   0.99 
P5020 to P5040  1.12   1.01   1.01 
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Appendix F Facsimile Comparison 
Table 8. Comparison of ODROID-C2 and P5040 Facsimiles 
Application Cores 
Execution Time Speedup Parallel Efficiency 
O-C2 P5040 Ratio O-C2 P5040 Ratio O-C2 P5040 Ratio 
Color Search 
S 138.37 191.34 1.38       
1 150.24 205.23 1.37 0.92 0.93 1.01 0.92 0.93 1.01 
2 78.22 105.82 1.35 1.77 1.81 1.02 0.88 0.90 1.02 
3 55.12 71.93 1.30 2.51 2.66 1.06 0.84 0.89 1.06 
4 52.99 54.90 1.04 2.61 3.49 1.33 0.65 0.87 1.33 
HSI 
S 59.58 79.25 1.33       
1 60.59 80.06 1.32 0.98 0.99 1.01 0.98 0.99 1.01 
2 30.34 48.35 1.59 1.96 1.64 0.83 0.98 0.82 0.83 
3 20.25 32.54 1.61 2.94 2.44 0.83 0.98 0.81 0.83 
4 15.52 24.32 1.57 3.84 3.26 0.85 0.96 0.81 0.85 
Mandelbrot 
Set 
S 269.43 255.54 0.95       
1 272.61 257.74 0.95 0.99 0.99 1.00 0.99 0.99 1.00 
2 137.31 128.98 0.94 1.96 1.98 1.01 0.98 0.99 1.01 
3 92.43 86.04 0.93 2.92 2.97 1.02 0.97 0.99 1.02 
4 75.86 64.62 0.85 3.55 3.95 1.11 0.89 0.99 1.11 
Sobel Filter 
S 296.97 519.70 1.75       
1 307.33 528.88 1.72 0.97 0.98 1.02 0.97 0.98 1.02 
2 164.16 266.99 1.63 1.81 1.95 1.08 0.90 0.97 1.08 
3 119.90 179.55 1.50 2.48 2.89 1.17 0.83 0.96 1.17 
4 122.24 135.72 1.11 2.43 3.83 1.58 0.61 0.96 1.58 
Thumbnailer 
S 210.48 437.54 2.08       
1 216.76 441.06 2.03 0.97 0.99 1.02 0.97 0.99 1.02 
2 109.41 220.54 2.02 1.92 1.98 1.03 0.96 0.99 1.03 
3 74.19 147.13 1.98 2.84 2.97 1.05 0.95 0.99 1.05 
4 59.78 110.48 1.85 3.52 3.96 1.12 0.88 0.99 1.12 
Average 
Ratios 
RAD5545 to 
HPSC 
 1.40   1.05   1.05 
HPSC to 
RAD5545 
 0.71   0.95   0.95 
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Appendix G Projection Comparison 
Table 9. Comparison of RAD5545 and HPSC Projections 
Application Cores 
Execution Time (Worst) Execution Time (Best) Speedup 
RAD5545 HPSC Ratio RAD5545 HPSC Ratio RAD5545 HPSC Ratio 
Color Search 
S 930.71 463.27 0.50 919.78 266.77 0.29    
1 998.27 496.72 0.50 994.42 286.27 0.29 0.92 0.93 1.01 
2 514.71 263.01 0.51 509.31 150.68 0.30 1.81 1.76 0.98 
3 349.89 182.86 0.52 349.89 103.67 0.30 2.63 2.53 0.96 
4 267.06 148.14 0.55 267.06 83.80 0.31 3.44 3.13 0.91 
HSI 
S 389.16 196.52 0.50 385.47 114.76 0.30    
1 389.42 196.61 0.50 389.28 115.65 0.30 0.99 1.00 1.01 
2 235.19 98.86 0.42 226.52 58.01 0.26 1.70 1.99 1.17 
3 158.26 68.35 0.43 158.26 38.75 0.24 2.44 2.88 1.18 
4 118.28 60.73 0.51 118.28 30.35 0.26 3.26 3.24 0.99 
Mandelbrot 
Set 
S 1244.01 899.01 0.72 1242.96 518.49 0.42    
1 1255.43 916.24 0.73 1253.67 527.07 0.42 0.99 0.98 0.99 
2 628.24 456.82 0.73 627.36 263.83 0.42 1.98 1.97 0.99 
3 418.52 307.71 0.74 418.52 176.51 0.42 2.97 2.92 0.98 
4 314.31 238.43 0.76 314.31 134.65 0.43 3.95 3.77 0.95 
Sobel Filter 
S 2527.87 915.97 0.36 2451.17 560.75 0.23    
1 2572.53 954.99 0.37 2483.64 581.87 0.23 0.99 0.96 0.97 
2 1298.64 513.06 0.40 1253.17 307.98 0.25 1.96 1.79 0.91 
3 873.36 364.21 0.42 873.36 221.50 0.25 2.81 2.51 0.90 
4 660.17 301.50 0.46 660.17 185.50 0.28 3.71 3.04 0.82 
Thumbnailer 
S 2128.22 663.18 0.31 2095.96 397.04 0.19    
1 2145.37 684.52 0.32 2107.53 408.63 0.19 0.99 0.97 0.97 
2 1072.75 346.61 0.32 1054.37 206.42 0.20 1.99 1.91 0.96 
3 715.63 238.53 0.33 715.63 140.32 0.20 2.93 2.78 0.95 
4 537.39 217.68 0.41 537.39 118.83 0.22 3.90 3.05 0.78 
Average Ratios 
RAD5545 to HPSC  0.49   0.29   0.97 
HPSC to RAD5545  2.03   3.48   1.03 
           
         
Four 
Cores 
0.89 
E W G       S D G          1.12 
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